
Lab Module 2: CMOS Inverter Design and Static Characteristics Analysis

Discipline: Digital VLSI Design

Module Title: CMOS Inverter Design and Static Characteristics Analysis

Duration: 3 Hours (or two 90-minute sessions)

1. Aim:

The primary aim of this lab is to design and simulate the most fundamental CMOS gate, the inverter, using a circuit simulation tool. Through this process, students will systematically analyze its static behavior, extract critical Voltage Transfer Characteristic (VTC) parameters, calculate noise margins, and investigate the profound impact of transistor Width-to-Length (W/L) ratios on these characteristics.

2. Theory:

The CMOS (Complementary Metal-Oxide-Semiconductor) inverter is the cornerstone of all digital logic circuits. It consists of an n-type MOSFET (nMOS) and a p-type MOSFET (pMOS) connected in series between VDD (power supply) and GND (ground). The gates of both transistors are tied together to form the input (V_{in}), and their drains are connected to form the output (V_{out}).

- **nMOS Transistor:** Acts as a pull-down device. When V_{in} is high, the nMOSFET turns ON, creating a low-resistance path between V_{out} and GND, pulling V_{out} to logic '0'. When V_{in} is low, the nMOSFET turns OFF, creating a high-resistance path.
- **pMOS Transistor:** Acts as a pull-up device. When V_{in} is low, the pMOSFET turns ON, creating a low-resistance path between V_{out} and VDD, pulling V_{out} to logic '1'. When V_{in} is high, the pMOSFET turns OFF, creating a high-resistance path.

In a well-designed CMOS inverter, one transistor is ON while the other is OFF, which ideally leads to negligible static power consumption.

Voltage Transfer Characteristic (VTC): The VTC is a plot of V_{out} versus V_{in} for a given inverter. It is a fundamental tool for analyzing the static behavior of the inverter. Key parameters extracted from the VTC are:

- **VOH (Output High Voltage):** The maximum output voltage (ideally VDD) when the input is a valid logic low.
- **VOL (Output Low Voltage):** The minimum output voltage (ideally 0V) when the input is a valid logic high.
- **VIL (Input Low Voltage):** The maximum input voltage that is still reliably interpreted as a logic low. This is the point on the VTC where the slope (dV_{out}/dV_{in}) is -1.
- **VIH (Input High Voltage):** The minimum input voltage that is still reliably interpreted as a logic high. This is the point on the VTC where the slope (dV_{out}/dV_{in}) is -1.

- **V_{th} (Switching Threshold Voltage):** Also known as V_{inv} or V_{trip} , it is the input voltage at which $V_{out} = V_{in}$. It signifies the point where the inverter transitions its output state. For a balanced inverter, V_{th} is ideally $V_{DD}/2$.

Noise Margins: These quantify the circuit's ability to tolerate noise.

- **NML (Noise Margin Low):** Represents the maximum noise voltage that can be tolerated on a logic '0' input without causing the output to incorrectly switch. $NML = V_{IL} - V_{OL}$.
- **NMH (Noise Margin High):** Represents the maximum noise voltage that can be tolerated on a logic '1' input without causing the output to incorrectly switch. $NMH = V_{OH} - V_{IH}$.

For robust operation, NML and NMH should be as large and as equal as possible.

Impact of W/L Ratio: The Width-to-Length (W/L) ratio of a MOSFET directly affects its current driving capability. A larger W/L means a stronger transistor. Due to differences in electron and hole mobilities (electrons typically move faster than holes), a pMOSFET needs to be wider (larger W/L) than an nMOSFET to provide equivalent current drive. Typically, the (W/L)_{pMOS} / (W/L)_{nMOS} ratio is around 2-3 to achieve a symmetrical VTC with V_{th} near $V_{DD}/2$ and balanced noise margins. Varying these ratios will shift the VTC and impact noise margins significantly.

3. Pre-lab Questions:

Students must answer these questions before beginning the lab session.

1. Draw the circuit schematic of a basic CMOS inverter, clearly labeling all terminals of the nMOS and pMOS transistors, input, output, VDD, and GND.
2. Explain why the bulk terminal of the pMOSFET is connected to VDD and the bulk terminal of the nMOSFET is connected to GND. What is the phenomenon that these connections help prevent?
3. What is the significance of the Voltage Transfer Characteristic (VTC) of an inverter? Sketch an ideal VTC and a typical real VTC.
4. Define V_{IL} , V_{IH} , V_{OH} , and V_{OL} from the VTC perspective.
5. Derive the formulas for NML and NMH. Explain what each noise margin signifies in terms of circuit robustness.
6. Why is the W/L ratio of the pMOSFET typically chosen to be larger than that of the nMOSFET in a CMOS inverter?
7. If the nMOSFET in an inverter is made significantly stronger (larger W/L) than the pMOSFET, how would you expect the VTC to shift? Specifically, how would V_{th} be affected?

4. Procedure:

Part A: Basic CMOS Inverter Schematic Capture and Initial VTC Analysis

1. **Launch Circuit Simulation Software:** Open your designated circuit simulation environment (e.g., Cadence Virtuoso, LTSpice, HSPICE, etc.).
2. **Create a New Library/Project:** Create a new design library or project for this lab.
3. **Schematic Entry:**
 - Place an nMOSFET and a pMOSFET from the provided technology library.
(Note: Use typical technology parameters if not specified, e.g., 180nm, 90nm, etc., and a nominal VDD, e.g., 1.8V, 1.0V).
 - Set initial W/L ratios:
 - nMOSFET: $W = 1\ \mu\text{m}$, $L = 0.18\ \mu\text{m}$ (or your technology's minimum length)
 - pMOSFET: $W = 2\ \mu\text{m}$, $L = 0.18\ \mu\text{m}$ (or your technology's minimum length)
 - *(Instructor Note: Adjust these W/L values based on your specific technology library to achieve reasonable initial performance.)*
 - Connect the gates together as the input (label as V_{in}).
 - Connect the drains together as the output (label as V_{out}).
 - Connect the pMOSFET source to VDD (e.g., 1.8V DC voltage source).
 - Connect the nMOSFET source to GND (0V).
 - Connect the pMOSFET bulk to VDD.
 - Connect the nMOSFET bulk to GND.
 - Place input and output pins/labels.
4. **DC Analysis Setup:**
 - Configure a DC voltage source for V_{in} .
 - Set up a DC Sweep simulation:
 - Sweep Variable: V_{in}
 - Start Value: 0 V
 - Stop Value: VDD (e.g., 1.8 V)
 - Step Type: Linear
 - Number of Steps/Points: Sufficiently high (e.g., 100-200 points) to get a smooth curve.
 - Specify output to be plotted: V_{out} .
5. **Run Simulation:** Execute the DC sweep simulation.
6. **Plot VTC:** Observe the V_{out} vs. V_{in} characteristic curve on the waveform viewer.
7. **Extract Initial VTC Parameters:** Using cursor tools or measurement functions within your simulator:
 - Determine V_{OH} and V_{OL} .
 - Find V_{th} (where $V_{out} = V_{in}$).
 - Locate V_{IL} and V_{IH} (where $dV_{out}/dV_{in} = -1$). *Refer to your simulator's manual for precise methods to find slope = -1 points.*
8. **Calculate Initial Noise Margins:**
 - $NML = V_{IL} - V_{OL}$
 - $NMH = V_{OH} - V_{IH}$

Part B: Impact of W/L Ratio on VTC and Noise Margins

1. **Varying nMOSFET W/L:**

- Return to the schematic. Keep the pMOSFET W/L constant (e.g., $W=2\mu\text{m}$, $L=0.18\mu\text{m}$).
- Change the nMOSFET width (W_n) to the following values (e.g.):
 - Case 1: $W_n = 0.5\mu\text{m}$ (nMOS weaker)
 - Case 2: $W_n = 1.5\mu\text{m}$ (nMOS stronger)
- For each case, repeat steps 4-8 from Part A: Run DC sweep, plot VTC, extract VTC parameters, and calculate noise margins.
- Record all results.

2. Varying pMOSFET W/L:

- Return to the schematic. Set the nMOSFET W/L back to its initial value ($W=1\mu\text{m}$, $L=0.18\mu\text{m}$).
- Change the pMOSFET width (W_p) to the following values (e.g.):
 - Case 1: $W_p = 1\mu\text{m}$ (pMOS weaker)
 - Case 2: $W_p = 3\mu\text{m}$ (pMOS stronger)
- For each case, repeat steps 4-8 from Part A: Run DC sweep, plot VTC, extract VTC parameters, and calculate noise margins.
- Record all results.

3. Optimal Sizing (Optional/Advanced):

- Based on your observations, try to find an "optimal" (W/L)pMOS / (W/L)nMOS ratio that yields a V_{th} close to $V_{DD}/2$ and provides balanced noise margins. This may involve iterating a few times.
- Perform a DC sweep for this "optimal" design and record its parameters.

5. Observation/Results:

Record all your measurements and calculated values in a clear, organized table format. Include columns for:

Design Case	W_n (μm)	W_p (μm)	V_{OH} (V)	V_{OL} (V)	V_{th} (V)	V_{IL} (V)	V_{IH} (V)	NML (V)	NMH (V)
Initial	1	2							
nMOS Weaker	0.5	2							
nMOS Stronger	1.5	2							

pMOS Weaker	1	1							
pMOS Stronger	1	3							
Optimal (if done)									

Also, include screenshots of the VTC plots for at least the initial design and one or two cases where W/L ratios were significantly varied, clearly showing the parameter extraction points (V_{IL} , V_{IH} , V_{th}). Label axes clearly.

6. Analysis and Discussion:

Write a comprehensive analysis of your experimental results.

- Initial Inverter Performance:** Discuss the VTC, VTC parameters, and noise margins obtained from your initial inverter design. Are they close to ideal values? Explain any deviations.
- Impact of nMOSFET W/L Variation:**
 - Describe how changing the nMOSFET's W/L ratio affected the VTC curve (e.g., horizontal shift, slope changes).
 - Specifically, explain the observed changes in V_{th} , V_{IL} , V_{IH} , V_{OH} , and V_{OL} .
 - Discuss the resulting impact on NML and NMH. Why did these noise margins change as they did? Relate it to the relative strengths of the nMOS and pMOS transistors.
- Impact of pMOSFET W/L Variation:**
 - Describe how changing the pMOSFET's W/L ratio affected the VTC curve.
 - Explain the observed changes in V_{th} , V_{IL} , V_{IH} , V_{OH} , and V_{OL} .
 - Discuss the resulting impact on NML and NMH. How do these changes compare to varying the nMOSFET?
- Achieving Symmetrical VTC and Balanced Noise Margins:**
 - Based on your experiments, explain the relationship between the (W/L)pMOS / (W/L)nMOS ratio and the inverter's V_{th} .
 - Discuss the importance of achieving a symmetrical VTC ($V_{th} \sim V_{DD}/2$) and balanced noise margins for robust digital circuit design.
 - If you performed the optimal sizing, describe the process you followed and the rationale behind your final chosen W/L ratios.
- Sources of Non-ideality:** Discuss any observed non-idealities in your VTC (e.g., V_{OH} not exactly V_{DD} , V_{OL} not exactly $0V$) and explain their physical reasons (e.g., channel length modulation, body effect, finite transistor output resistance).

7. Post-lab Questions:

Answer these questions after completing the lab and analyzing your results.

1. If you have an inverter with $NML = 0.4V$ and $NMH = 0.2V$, which type of noise (positive-going on logic low or negative-going on logic high) is the circuit more susceptible to? Justify your answer.
2. How would the VTC of an inverter change if V_{DD} were increased? Assume transistor parameters remain constant.
3. Consider a scenario where the threshold voltage (V_t) of the nMOSFET unexpectedly increases significantly due to a fabrication variation. How would this affect the VTC and noise margins of a standard CMOS inverter?
4. Why is static power consumption ideally zero in a CMOS inverter when it is in a stable logic state (input at 0V or V_{DD})? Under what conditions would static power consumption become non-zero?
5. Discuss the trade-off between achieving a perfectly symmetrical VTC ($V_{th} = V_{DD}/2$) and minimizing the overall footprint (area) of the inverter. When might one be prioritized over the other?